## ON-CHIP DIFFERENTIAL MULTI-LAYER INDUCTOR

## ABSTRACT OF THE DISCLOSURE

layer, a 2<sup>nd</sup> partial winding on the 1<sup>st</sup> layer, a 3<sup>rd</sup> partial winding on a 2<sup>nd</sup> layer, a 4<sup>th</sup> partial winding on the 2<sup>nd</sup> layer, and an interconnecting structure. The 1<sup>st</sup> and 2<sup>nd</sup> partial windings on the 1<sup>st</sup> layer are operably coupled to receive a differential input signal. The 3<sup>rd</sup> and 4<sup>th</sup> partial windings on the 2<sup>nd</sup> layer are each operably coupled to a center tap.

The interconnecting structure couples the 1<sup>st</sup>, 2<sup>nd</sup>, 3<sup>rd</sup> and 4<sup>th</sup> partial windings such that the 1<sup>st</sup> and 3<sup>rd</sup> partial windings form a winding that is symmetrical about the center tap with a winding formed by the 2<sup>nd</sup> and 4<sup>th</sup> partial windings. By designing the on-chip differential multi-layer inductor to have a desired inductance value, a desired Q factor, and a desired operating rate, a desired resonant frequency and corresponding desired capacitance value can be determined. Having determined the electrical parameters of the multi layer established, the geometric shapes of the windings, number of windings, number of layers

to support the inductor, and the interconnecting structure may be determined.